Automatic on-chip backup clock changer for protecting abnormal MCU operations in unsafe clock frequency

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Cell Timer/Cell Clock

Like the biological clock in the body, replication of each cell type (even different cells of the same organism) follows a timing program. Abnormal function of this timer could be an alarm for a disease like cancer. DNA replication starts from a specific point on the chromosome that is called the origin of replication. In contrast to prokaryotes in which DNA replication starts from a single ...

متن کامل

A clock-tuning circuit for system-on-chip

In SoC design, multiple buffered clock distribution networks are typically used to drive the large clock loads of the different clock domains. Chip design involves a clock alignment step, which equalizes the delay from the clock source to each and every flop. Accurate clock alignment is important, because unwanted differences or uncertainties in clock network delays may degrade performance or c...

متن کامل

MCSoC: A PLATFORM FOR CLOCK MANAGED SYSTEMS ON A CHIP

This paper describes the design and implementation of the Managed Clock System-on-a-Chip (MCSoC) project. MCSoC employs novel software Programmable Clock Management (PCM) circuits, including new hazard-free clock dividers and clock management optimized PLLs. Low jitter operation of the PCM is ensured by the range shifting PLL design that achieves wide bandwidth with low VCO gain.

متن کامل

A Clock Synchronizer for Repeaterless Low Swing On-Chip Links

A clock synchronizing circuit for repeaterless low swing interconnects is presented in this paper. The circuit uses a delay locked loop (DLL) to generate multiple phases of the clock, of which the one closest to the center of the eye is picked by a phase detector loop. The picked phase is then further fine tuned by an analog voltage controlled delay to position the sampling clock at the center ...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Electronics Express

سال: 2016

ISSN: 1349-2543

DOI: 10.1587/elex.13.20160808